Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Moving data across asynchronous clock boundaries

Posted: 08 May 2001 ?? ?Print Version ?Bookmark and Share

Keywords:virtex? blockram? fifo? ram? transceiver?

Reduce data validity and timing problems without reducing data rates through careful design at the interfaces.

View the PDF document for more information.

Article Comments - Moving data across asynchronous cloc...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top