Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Memory/Storage

Configuring Xilinx FPGAs using an XC9500 CPLD and parallel PROM

Posted: 12 Apr 2001 ?? ?Print Version ?Bookmark and Share

Keywords:xilinx? xc9500? cpld? fpga? programmable gate array?

This application note describes a simple, low-cost design to configure any Xilinx FPGA in a serial configuration mode using a Xilinx XC9500 CPLD and any parallel PROM.

View the PDF document for more information.

Article Comments - Configuring Xilinx FPGAs using an XC...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top