Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > T&M

Practical DFT leads to highly testable ASICs

Posted: 01 Jun 2001 ?? ?Print Version ?Bookmark and Share

Keywords:dft? design-for-test? asic design? test specification? pcb test?

Combine classic design-for-test methodologies, such as scan and BIST, with practical DFT, to clear the path to a highly testable design

View the PDF document for more information.

Article Comments - Practical DFT leads to highly testab...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top