Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > FPGAs/PLDs

A verification environment for embedded processors

Posted: 16 Oct 2001 ?? ?Print Version ?Bookmark and Share

Keywords:pld? rtl? embedded processor? excalibur? netlist?

This technical article describes the Altera verification environment for embedded processor devices, which addresses the conflicting needs of quality versus complexity versus time.

View the PDF document for more information.

Article Comments - A verification environment for embed...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top