Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Equivalence checking for SoC blocks

Posted: 16 Nov 2001 ?? ?Print Version ?Bookmark and Share

Keywords:rtl? formal verification? symbolic simulation? ip core? sdram?

This technical article explains that as custom blocks become increasingly important for SoCs, equivalence checking between transistor-level implementation and behavioral modeling become equally significant design factors.

View the PDF document for more information.



Article Comments - Equivalence checking for SoC blocks
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top