Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Atmel rolls out comprehensive programmable SoC EDA tool suite

Posted: 18 Jan 2002 ?? ?Print Version ?Bookmark and Share

Keywords:atmel? eda tool? design tool? embedded systems design? tool suite?

The System Designer 2.0 EDA tool suite is employed for the design of the FPSLIC family of programmable SoCs. It is said to be the most comprehensive programmable SoC tool suite, providing fully integrated software (AVR processor) and hardware (FPGA) co-design and co-verification for the implementation of embedded systems designs.

The tool suite is equipped with features specifically targeted at embedded system designers and software engineers, to automatically create and verify FPGA logic without requiring expert knowledge of FPGAs or a hardware description language.

The System Designer tool integrates a complete code development environment with a comprehensive suite of FPGA design tools. The FPGA programmable logic and AVR microcontroller tool suites are integrated seamlessly within a co-verification environment that allows the FPGA and AVR portions of the design to be verified concurrently. The designer has full visibility into the processor's program counter, memory, registers and peripherals, and into the performance of the FPGA, at every stage during the HDL simulation.

The integrated HDL Planner module allows firmware developers who are not familiar with hardware description languages to quickly create syntactically correct Verilog or VHDL designs for the embedded FPGA logic inside FPSLIC. HDL Planner will automatically generate architecturally optimized layout and post layout VHDL or Verilog models for the FPGA portion of the design.

In addition to the Macro Generator soft IP solution, FPSLIC also has predefined the interface logic between the AVR, extensive data SRAM and on-chip FPGA resources, simplifying and accelerating the embedded design process. System Designer includes C and assembly code modules which can be cut-and-pasted into the designer's application code for the fixed peripherals on FPSLIC, including two UARTs, three timer counters, two-wire serial interface and programmable I/O ports.

The AT94K series FPSLIC family provides, on a single chip, the logic, processing, control, memory and I/O functions required for low-power, high-performance embedded systems applications such as industrial control, wireless infrastructure, POS and test equipment.

System Designer 2.0 is offered with a complete FPGA and processor development flow including design entry, synthesis, simulation, place and route and bit-streaming utilities for the embedded FPGA logic. It is included in the ATSTK94 FPSLIC Starter Kit, which includes a development board, cables and documentation and can be licensed from $495.





Article Comments - Atmel rolls out comprehensive progra...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top