Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Amphion launches WLAN baseband IP cores for 802.11a and HiperLAN2

Posted: 22 Jan 2002 ?? ?Print Version ?Bookmark and Share

Keywords:amphion semiconductor? amphion? wlan baseband ip cores? wlan ip cores? wireless lan ip cores?

Providing solutions for PHY implementations of IEEE 802.11a and HiperLAN2, the CS3720 transmit and CS3820 receive cores use direct-mapped DSP functionality to accomplish end-to-end WLAN baseband processing. Both cores also use block-idling and an advanced clocking scheme to conserve power.

The CS3720/CS3820 cores require no PHY software programming, enabling DSP and GPP instructions to be applied to other value-added functions. This reduces co-design complexity and verification efforts. The cores also provide PHY layer functionality for WLAN systems, and spectrum and transmit power management.

The 5GHz WLAN devices are offered in 180nm, 150nm and 130nm CMOS designs. Together, the cores use <500,000 gates, enabling OEMs to reduce design and manufacturing costs for WLAN client and access point products.

Article Comments - Amphion launches WLAN baseband IP co...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top