Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Philips bundles SmartXA architecture with extended Java

Posted: 28 Feb 2002 ?? ?Print Version ?Bookmark and Share

Keywords:philips semiconductor? communication system design tool? communication system design? secure network access? smart card design?

Bundled with extended Java capabilities, the SmartXAccelerator architecture enables smart card manufacturers to produce high-performance, interoperable Java hardware systems for use in multi-application areas such as 2.5G and 3G mobile communications, and secure network access.

An improved version of the 16-bit SmartXA 2G architecture, the SmartXAccelerator has embedded triple-DES coprocessors, random number generators, hardware firewall, and the company's 32-bit FameX Crypto Coprocessor to support symmetric and PKC.

The device also consists of an extended instruction set with additional registers and logic to provide a high level of acceleration, USB interface, and a power control mode.





Article Comments - Philips bundles SmartXA architecture...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top