Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Amplifiers/Converters

Noise analysis catches hidden timing flaws

Posted: 16 Mar 2002 ?? ?Print Version ?Bookmark and Share

Keywords:crosstalk? celtic? soc? udsm? silicon manufacturing?

This technical paper discusses how with shrinking process technologies, designers must cope with escalating crosstalk noise effects that impact high-speed SoCs prior to manufacturing.

View the PDF document for more information.

Article Comments - Noise analysis catches hidden timing...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top