Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Matrix approach for on-chip interconnect

Posted: 01 Apr 2002 ?? ?Print Version ?Bookmark and Share

Keywords:core? soc? ahb lite? dsp? interconnect design?

This technical article describes how an innovative matrix technique can easily simplify SoC interconnect processes for complex IC designs.

View the PDF document for more information.

Article Comments - Matrix approach for on-chip intercon...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top