Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Amplifiers/Converters

Chartered, Cadence partner in design kit offering

Posted: 01 Apr 2002 ?? ?Print Version ?Bookmark and Share

Keywords:Chartered Semiconductor? process design kit? PDK? verification flow? analog?

Cadence Design Systems Inc. and Chartered Semiconductor Mfg have collaborated to help the mixed-signal market reduce cycle times on designs using Chartered's foundry process design kits (PDKs).The PDKs will integrate Chartered's manufacturing processes for multiple nodes from 0.35?m extending to 0.1?m using the Cadence front-to-back design and verification flow for analog, RF and mixed-signal ICs.

The PDKs are expected to enable Chartered and Cadence customers to immediately begin designing chips rather than first developing their own required process design kits.

Chartered claims the PDKs provide a symbol library and technology file for the design automation flow and DRC-correct parameterized cells to automate device generation. They are validated with the Cadence Spectre models in the Cadence RF/analog mixed-signal design solution, which includes AMS designer, composer, analog design environment, spectre/spectre-RF, virtuoso layout editor and XL, custom placer, custom router, and the Assura/Diva physical verification suites.

Article Comments - Chartered, Cadence partner in design...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top