Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Memory/Storage

Virage Logic embedded RAM employs standard logic process

Posted: 05 Apr 2002 ?? ?Print Version ?Bookmark and Share

Keywords:novea ram? novea? embedded memory? embedded ram? embedded non volatile ram?

Manufactured using TSMC's 0.18?m CMOS process, the Novea RAM embedded memory from Virage Logic Corp. is claimed to be the first commercially-available non-volatile embedded memory manufactured using a standard logic process.

This enables SoC designers to embed more on-chip memories, while reducing overall system costs and accelerating time-to-market of SoCs.

Virage Logic uses only one polysilicon layer and a standard oxide layer in the Novea RAM, enabling the company to manufacture on a standard logic process.

Typically, a non-volatile memory transistor uses a floating gate, in addition to the standard gate found in every memory transistor. Other non-volatile memory implementations require two poly layers, with one poly layer being used to manufacture the floating gate and a different poly layer used for the control gate. This requires a special process and adds to the cost of manufacturing embedded memory.

"By delivering a non-volatile embedded memory in a standard logic process, Virage Logic is not only driving down the overall cost and size of the system, but enabling its customers to get to the market quickly and efficiently," said Genda Hu, TSMC VP of marketing.

The Novea RAM has a data retention capability of 10 years and allows the data to be reprogrammed up to 1,000 times. It can be used in digital applications such as key encryption storage in STBs and chip IDs, as well as analog applications such as storing communication parameters in 802.11 and Bluetooth products.

Article Comments - Virage Logic embedded RAM employs st...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top