Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

VIA adopts Avant! Star-SimXT for SoC design verification

Posted: 24 May 2002 ?? ?Print Version ?Bookmark and Share

Keywords:SimXT Active-Parasitics? simulator? SoC designs? transistor?

VIA Technologies Inc., a developer of PC core logic chipsets, microprocessors, multimedia and communications chips, has selected Avant! Corp.'s Star-SimXT simulator for sign-off verification of its SoC designs.

According to Avant!, the Star-SimXT architecture provides virtually unlimited capacity and runtime that is faster than traditional high-capacity circuit simulators for larger circuits. Further, the Star-SimXT Active-Parasitics flow processes hierarchical circuit netlists with flat parasitic back annotation substantially faster than other commercial simulators. Star-Hspice device models are used by Star-SimXT.

Peter Lin, design manager of mixed-signal development at VIA explains that because of the complex mixed-signal custom blocks in VIA's 125MHz Ethernet network SoC design, they require a circuit simulator that provides fast turnaround-time and accuracy. He adds that Star-SimXT is the only transistor-level simulator that delivers fast simulation results with True-Hspice accuracy for block design sign-off.





Article Comments - VIA adopts Avant! Star-SimXT for SoC...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top