Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Manufacturing/Packaging
?
?
Manufacturing/Packaging??

Reducing IC design time with advanced emulation

Posted: 01 Jun 2002 ?? ?Print Version ?Bookmark and Share

Keywords:verification? luna 340? luna 341? luna processor? coverification?

Learn an innovative way to reduce IC design time by using an advanced processor with complete SoC capabilities.

View the PDF document for more information.



Article Comments - Reducing IC design time with advance...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top