Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Mentor Graphics Calibre to be integrated into TI's SoC designs

Posted: 03 Jun 2002 ?? ?Print Version ?Bookmark and Share

Keywords:Texas Instruments? Calibre physical verification tool? Calibre DRC? Calibre LVS? IC physical designs?

Texas Instruments (TI) is integrating Mentor Graphics Corp.'s Calibre physical verification tool suite to its ASIC, logic, mixed-signal and analog semiconductor processes. TI plans to integrate Calibre by the fourth quarter of this year.

Calibre's physical verification tool suite is comprised of Calibre DRC and Calibre LVS. The tool suite is designed to ensure that IC physical designs conform to foundry manufacturing rules and match the intended functionality of the chip. Calibre features design style-independent execution to provide optimal performance on designs, ranging from RAM to SoCs, using a single and qualified rule file.

Additionally, Calibre provides advanced debugging capabilities such as intuitive error reporting, a graphical results viewing environment and hierarchical error isolation.





Article Comments - Mentor Graphics Calibre to be integr...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top