Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Quartus II, Precision Synthesis to support SDC format

Posted: 13 Jun 2002 ?? ?Print Version ?Bookmark and Share

Keywords:quartus ii? precision synthesis? synopsys design constraint? ic design software? synthesis tool?

Altera Corp. and Mentor Graphics Corp. announced at the 39th Design Automation Conference that their Quartus II design software and Precision Synthesis software products will support the Synopsys Design Constraint (SDC) format used to define ASIC design constraints when using tools from multiple vendors.

Both companies said that upcoming releases of their software tools will read and write the SDC format, enabling designers to migrate easily to FPGAs without having to recreate their design constraints.

SDC support in both software tools is also claimed to improve productivity as engineers can now reuse their design constraints. Altera's Quartus II design software will accept user constraints written in SDC and SDC constraints passed by synthesis tools such as Precision Synthesis.

The Quartus II design software will also write out user constraints in the SDC format, allowing their reuse during subsequent design iterations.

Altera's Quartus II software features LogicLock block- based design methodology, PowerFit fitter technology, and supports multi-million gate devices, as well as integration with third-party software. It also supports hardware and embedded software workflows, including a C/C++ compiler and debugger to support Altera's Excalibur devices.

Precision Synthesis is currently in beta release and will be available to all customers in Q3 2002. The tool runs on Windows NT/98/2000/XP, Solaris and HP-UX platforms.





Article Comments - Quartus II, Precision Synthesis to s...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top