Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Amplifiers/Converters

PMC-Sierra rolls out SONET/SDH chipset

Posted: 18 Jun 2002 ?? ?Print Version ?Bookmark and Share

Keywords:chess iii? chess ii? chess I? pm5376? tse nx160?

PMC-Sierra Inc. has announced the availability of the CHESS-III chipset for transporting 2.5Gbps and 10Gbps metro services, and enables OEMs to use deployed line cards into advanced systems, thereby preserving existing service provider investment and infrastructure, as well as simplifying design and network management.

Suitable for multiservice provisioning platforms, sub-wavelength cross-connects, and add/drop multiplexers for metropolitan transport markets, the CHESS-III chip set includes the PM5376 TSE-Nx160 STS-1/AU-3 cross-connect device, PM5326 ARROW-2x192, and PM5324 ARROW-1x192 SONET/SDH framers.

The CHESS-III chipset can be used to seamlessly upgrade currently deployed CHESS-I and CHESS-II systems, or can be deployed in new, scalable metro architectures.

The TSE-Nx160 device grooms sub-wavelength traffic and is claimed by the company to feature the industry's first non-blocking, scalable STS-1/AU-3 cross-connect. The architecture enables metropolitan transport equipment to scale from 160Gb to 640Gb.

Manufactured using a 0.13mm CMOS process, the 1,152-ball FCBGA device also provides 2.5Gbps and 622Mbps I/Os to support both new and legacy line cards.

The ARROW-2x192 and ARROW-1x192 are claimed to be the industry's highest density OC-48/STM-16 and OC-192/STM-64 transport-optimized devices integrating SONET/SDH transport features for both current and next-generation metropolitan networks.

The ARROW-1x192 is targeted at current SONET/SDH networks and supports 4 ports of OC-48/STM-16 or 1 port of OC-192/STM-64, while the ARROW-2x192 framer supports 8 ports of OC-48/STM-16 or 2 ports of OC-192/STM-64 and provides flexible solutions for upgrading carrier line cards to higher capacities.

Both 1,292-ball FCBGA devices integrate a working and protect backplane interface and a dedicated APS port to address the critical, high reliability requirements of service provider metro networks.

All devices in the CHESS-III family interoperate through the use of PMC-Sierra's standard 2.5Gbps backplane I/O technology.

Article Comments - PMC-Sierra rolls out SONET/SDH chips...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top