Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Model simulation tool offers faster performance

Posted: 24 Jun 2002 ?? ?Print Version ?Bookmark and Share

Keywords:mdelsim 5.6? simulation tool? ic design? mixed language simulation tool? chasex?

Model Technology Inc. has upgraded its ModelSim simulation tool with the release of ModelSim 5.6 that performs simulation at twice the speed of other tools, thereby enhancing productivity and decreasing time-to-market of ICs.

The mixed-language simulation tool features a new option that allows designers to perform the elaboration step (design loading) once. This eliminates having to reload the design and SDF file for each simulation and is especially useful for regression testing and large gate-level simulations with timing files.

The tool has a visual tracing engine that enables designers to quickly traverse forward and backward through a graphical view of the design to track problems. It also integrates the company's ChaseX x-tracing capability to automatically find the source of any unknown while displaying the entire logical path.

An integrated C debugging capability is also provided to allow designers to view C or C++ code directly in the ModelSim Source Window, simplifying the debug of PLI, FLI or other C programs attached to a simulation. An HDL Editor is also included, which incorporates the entire Verilog and VHDL language syntax.

Perpetual pricing starts at $4,495 for ModelSim PE and $19,000 for ModelSim SE. Term licenses are also available.





Article Comments - Model simulation tool offers faster ...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top