Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > FPGAs/PLDs

Clear Logic LIBERATOR design models

Posted: 12 Jun 2002 ?? ?Print Version ?Bookmark and Share

Keywords:liberator? verilog? design model? prototype? design modification?

This application note presents the Clear Logic LIBERATOR Verilog design model, which allows designers to prototype and change the design quickly through the use of an FPGA.

View the PDF document for more information.

Article Comments - Clear Logic LIBERATOR design models
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top