Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > T&M
?
?
T&M??

National tester IC meets IEEE 1149.1

Posted: 05 Jul 2002 ?? ?Print Version ?Bookmark and Share

Keywords:scansta101? system test ic? tester ic? pcb testing? pcb tester?

National Semiconductor has announced the availability of the SCANSTA101 system test IC that reduces the cost of and simplifies testing of PCB and embedded system designed using IEEE 1149.1 protocols.

The system-level, turnkey solution is designed to improve testability in basestations, switches, multiplexers, and complex telecom and datacom systems. It can also be used to enable faster and easier configuration of CPLDs and embedded Flash memories.

"National's new SCANSTA101 enables JTAG test, programming, and configuration access in complex systems. The SCANSTA101 eliminates most of the overhead when interfacing an embedded test processor to the serial IEEE 1149.1 bus," claimed Brian Stearns, Marketing Manager for System Test Access Products.

The 49-pin BGA device converts parallel test data into an 1149.1-compliant bit stream without the overhead necessary for vector conversion. The device features an on-board memory that speeds testability by eliminating process bottlenecks when converting data from parallel to serial formats, and back to parallel.

It also utilizes a generic asynchronous processor interface that is compatible with a wide range of processors and clock frequencies. The SCANSTA101 is supported by the company's SCANEASE rev 2.0, a command line utility that converts Serial Vector Format (SVF) test vectors from ASCII to binary embedded vector format, EVF2.

SCANEASE also adds the functionality of the SCANSTA101 and IEEE1149.1 into embedded test vectors.

SCANSTA101 also a 16-bit data interface (IP scalable to 32-bit) that allows faster throughput of data. Flexible dual-port memory addressing may be accessed by either the Parallel Processor Interface or the 1149.1 master.

Load-on-the-Fly (LOF) and pre-load operating modes are supported, allowing for flexible system design. A 32-bit Linear Feedback Shift Regulator at the Test Data In (TDI) port compresses test results, enabling a quick evaluation of software programming or test results.

The IC has a 7-by-7mm footprint and operates from a 3.3V power supply with 5V-tolerant I/Os. It also operates in power down mode, allowing hot insertion.

The SCANSTA101 is also available as an IP model for embedding into VLSI chips and is priced at $9 each in 1,000-unit quantities.





Article Comments - National tester IC meets IEEE 1149.1
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top