Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Networks
?
?
Networks??

GlobespanVirata DSL reference design cuts board size, port costs

Posted: 17 Jul 2002 ?? ?Print Version ?Bookmark and Share

Keywords:globespanvirata? multiple dwelling unit? multiple tenant unit? mxu reference design? dsl equipment reference design?

GlobespanVirata Inc. has released a next-generation Multiple Dwelling Unit/Multiple Tenant Unit (MxU) reference design that is aimed at reducing the board size and per-port costs of DSL equipment.

The 48-port MxU reference design is based on the company's Titanium G24 chipset and Columbia communications processor, and comes complete with the traffic and high-level network management features required for mass deployment.

The Titanium G24 chipset is claimed by the company to be the world's first 24-channel ADSL chipset aimed at next-generation DSLAM, Mini DSLAM and DLC designs.

The Columbia communications processor is a highly-integrated and programmable SoC that targets next-generation DSLAM and DLC line cards. It combines traffic aggregation, management, and Layer 2/3 Data and Control Plane functions into a single chip solution.

The processor is also capable of supporting ADSL, G.SHDSL and VDSL bit rates for line card designs from 16 to 96 ports.





Article Comments - GlobespanVirata DSL reference design...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top