Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Xilinx offers HyperTransport IP core for FPGAs

Posted: 18 Jul 2002 ?? ?Print Version ?Bookmark and Share

Keywords:xilinx? hypertransport ip core? virtex ii? hypertransport fpga? networking ip core?

Xilinx Inc. has announced the availability of its HyperTransport single-ended slave IP core for use with the company's Virtex-II Platform FPGAs, providing designers of networking and storage systems an off-the-shelf, flexible solution for high-performance HyperTransport (HT) applications.

HT is a high-speed, high-performance, point-to-point interconnect technology designed to enable the PC, communication and networking devices to communicate with each other up to 48 times faster than with existing technologies.

The HT core can be combined with other Xilinx Platform FPGA SystemIO solutions to bridge HT with mature interfaces such as PCI. The core can also be used is switching applications such as quad-port HT switch or in networking applications such as packet processing or high-end SSL security content processing.

Gabriele Sartori, HT Technology Consortium president believes that the HT FPGA-based solution will further accelerate the adoption of HT I/O technology, "Designers can build an extremely fast connection that complements existing popular bus standards such as PCI, as well as emerging serial technologies such as Gigabit Ethernet."

The HT single-ended core is available as LogiCORE products under the terms of the SignOnce IP license and is downloadable via the web at The core has a site license price of $25,000.

Article Comments - Xilinx offers HyperTransport IP core...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top