Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Altera IP core supports HyperTransport v1.03

Posted: 22 Jul 2002 ?? ?Print Version ?Bookmark and Share

Keywords:altera? megacore? hypertransport ip core? pld ip core? megacore ip core?

Altera Corp. has announced the availability of the MegaCore IP core that supports the complete HyperTransport protocol and is fully-compliant with versions 1.01a and 1.03 of the HyperTransport specification.

HyperTransport is a high-speed, high-performance, point-to-point interconnect technology designed to enable the PC, communication and networking devices to communicate with each other up to 48 times faster than with existing technologies.

The MegaCore is parameterizable with programmable configuration space, variable buffer sizes, and supports Altera's Atlantic on-chip bus interface. It typically consumes 10,000 logic elements in a Stratix device.

The HyperTransport IP MegaCore has a royalty-free, node locked, perpetual license for use in Altera devices priced $17,995.





Article Comments - Altera IP core supports HyperTranspo...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top