Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Networks

Silicon Image serdes reduces power consumption

Posted: 09 Aug 2002 ?? ?Print Version ?Bookmark and Share

Keywords:silicon image? sii 2024? sii 2020a? quad serdes? serializer?

Silicon Image Inc. has announced that it is sampling the SiI 2024 2Gbps quad-port serdes that dissipates 250mW per port - half the power consumed by the company's current SiI 2020A device.

Suited to Fiber Channel applications, the device uses the company's Multilayer Serial Link technology core to significantly reduce the power supply and cooling requirements needed by previous products.

Rae Cho, Silicon Image director of product marketing, storage semiconductors, stated, "Our Fiber Channel customers are seeking reliable components that allow them to squeeze the most performance out of a given footprint, so we've optimized our Quad SerDes technology for high-port count switch applications."

"The SiI 2024 will enable switch vendors to provide reliable, high-performance multi-port switches at a lower cost per port, further accelerating the industry transition to 2Gbps Fiber Channel," he added.

The SiI 2024 quad serdes is available in a 324-pin LBGA package and is priced at $34 in 10,000-unit quantities.

Article Comments - Silicon Image serdes reduces power c...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top