Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Manufacturing/Packaging
?
?
Manufacturing/Packaging??

VeriSilicon develops platform for SMIC CMOS process

Posted: 12 Aug 2002 ?? ?Print Version ?Bookmark and Share

Keywords:cmos process? memory compiler? SRAM? ROM? standard cell library?

VeriSilicon Microelectronics Co. Ltd has released the Standard Design Platform engineered specifically for Semiconductor Mfg Int. Corp.'s (SMIC) 0.185m CMOS process.

The platform, which was verified through SMIC's Silicon Shuttle Prototyping Service, includes memory compilers for single and dual port SRAM, diffusion programmable ROM, standard cell, and I/O cell libraries. The platform is now available to support all SMIC customers.

"VeriSilicon delivered the first silicon-proven Standard Design Platform including cell libraries and memory compilers for SMIC's 0.185m technology," said Wayne Dai, chairman and CEO of VeriSilicon. "Based on our Standard Design Platform, we are currently working with several semiconductor IP providers to tape out test chips for IPs, including embedded microprocessors, and DSPs."





Article Comments - VeriSilicon develops platform for SM...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top