Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > Amplifiers/Converters

Hidden complexities of PLLs are revealed

Posted: 16 Aug 2002 ?? ?Print Version ?Bookmark and Share

Keywords:phase-locked loops? pll? asic design? clock frequency? vco?

Measuring PLLs in a quiet, low-noise environment can yield optimistic and misleading jitter results.

View the PDF document for more information.

Article Comments - Hidden complexities of PLLs are reve...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top