Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Cadence qualifies as prime EDA vendor for AMS

Posted: 25 Sep 2002 ?? ?Print Version ?Bookmark and Share

Keywords:analog/mixed-signal solutions? austriamicrosystems high performance interface tool-kit? simulator? verification tools?

austriamicrosystems (AMS) has qualified Cadence Design Systems Inc.'s analog/mixed-signal solutions as a reference flow. austriamicrosystems will offer a complete design environment based on Cadence's analog/mixed-signal design tools on all its design flows, including its latest next-generation process design kit (PDK) called HIT-Kit (High Performance Interface Tool-Kit).

Cadence's solution includes its Spectre simulator, NC-Verilog digital simulator, Virtuoso XL layout editor, BuildGates synthesis product with sign-off static timing analysis and full RTL to GDSII flow with SE-PKS. For physical verification and extraction, austriamicrosystems will leverage the hierarchical capabilities of the Cadence Assura tool suite.





Article Comments - Cadence qualifies as prime EDA vendo...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top