Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

TSMC adopts Synopsys EDA tools

Posted: 05 Nov 2002 ?? ?Print Version ?Bookmark and Share

Keywords:signal integrity suite? silicon processes? reference flow? analysis tools? astro?

Semiconductor foundry Taiwan Semiconductor Mfg Co. Ltd (TSMC) has qualified Synopsys Inc.'s signal integrity (SI) suite to address the design methodology for its 130nm and 90nm process technologies. This extension of design methodology is the result of an ongoing collaboration to utilize the latest silicon processes.

TSMC and Synopsys have proactively addressed SI issues by deploying a methodology using Synopsys' IC implementation and analysis tools with TSMC's manufacturing expertise. The upcoming TSMC Reference Flow 4.0 will incorporate a number of Synopsys' tools, including Astro, Astro-Rail, Astro-Xtalk, Design Compiler, Floorplan Compiler, Physical Compiler, PrimeTime, PrimeTime SI, and Star-RCXT.

"Over the last several years, TSMC and Synopsys have collaborated to provide methodologies for complex design challenges," said Genda Hu, VP of marketing at TSMC. "Both companies have a firm grasp on the signal integrity issues at the 130nm node and beyond. Synopsys has created the first credible pre-silicon result, based on the requirement to provide our customers with the ability to prevent or quickly analyze and repair their complex signal integrity issues."





Article Comments - TSMC adopts Synopsys EDA tools
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top