Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

FPGA clock trees and their efficient use

Posted: 08 Apr 2002 ?? ?Print Version ?Bookmark and Share

Keywords:spine? net name? auxillary buffer? proASICplus? fpga?

This article provides description on the features of proASIC and proASICPlus' clock tree as well as its design issues and applications.

View the PDF document for more information.

Article Comments - FPGA clock trees and their efficient...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top