EDA/IP??
FPGA clock trees and their efficient use
Keywords:spine? net name? auxillary buffer? proASICplus? fpga?
This article provides description on the features of proASIC and proASICPlus' clock tree as well as its design issues and applications.
View the PDF document for more information.
View the PDF document for more information.
| Related Articles | Editor's Choice |
Article Comments - FPGA clock trees and their efficient...
Visitor(To avoid code verification, simply login or register with us. It is fast and free!)
?
Top Ranked Articles
?
Webinars
Visit Asia Webinars to learn about the latest in technology and get practical design tips.
All rights reserved.