Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > FPGAs/PLDs

24-Bit Adder Implementation in a CPLD

Posted: 08 Nov 2002 ?? ?Print Version ?Bookmark and Share

Keywords:CPLD? Complex Programmable Logic Device? adder? DSP?

This application note illustrates how to optimize a 24-bit adder in a Lattice CPLD.

View the PDF document for more information.

Article Comments - 24-Bit Adder Implementation in a CPL...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top