Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

LSI develops PRO flow to maximize chip design

Posted: 21 Nov 2002 ?? ?Print Version ?Bookmark and Share

Keywords:physical rtl optimization flow? physical design? soc design? chip design?

LSI Logic Corp. has developed a Physical RTL Optimization (PRO) flow which is designed to identify physical design issues early in complex SoC design cycles.

According to LSI, this flow will directly link routing and congestion problems in physical design back to the RTL code, while the code is still being developed, allowing engineers to quickly and predictably resolve major physical design issues at the RTL stage. By minimizing the number of iterations between logical and physical design, the LSI Logic PRO flow is expected to allow engineers to be confident in achieving predictable design closure and meeting crucial time-to-market windows.

LSI targets physical RTL optimization on all of its Gflx 0.115m and G90 90nm designs, as well as the majority of its G12 0.185m designs.





Article Comments - LSI develops PRO flow to maximize ch...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top