Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > Manufacturing/Packaging
?
?
Manufacturing/Packaging??

Micro SMD Wafer Level Chip Scale Package

Posted: 20 Nov 2002 ?? ?Print Version ?Bookmark and Share

Keywords:SMD? Wafer? PCB Layout?

This application note describes the Micro SMD Wafer Level Chip Scale package.

View the PDF document for more information.



Article Comments - Micro SMD Wafer Level Chip Scale Pac...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top