Mobile site
Other sites?

Home
Login
Register now
Jun 24,2016

Stay in touch with EE Times Asia

EE Times-Asia > Manufacturing/Packaging

Manufacturing/Packaging??

Micro SMD Wafer Level Chip Scale Package

Posted: 20 Nov 2002 ?? ?

Print Version ?

Keywords:SMD? Wafer? PCB Layout?

This application note describes the Micro SMD Wafer Level Chip Scale package.

View the PDF document for more information.

Editor's Choice

Industrial semi company rankings shift
Wearable toy takes full advantage of kids' imaginations
IoT gets industry's first sensor-to-cloud hardware platform
44W silicon switch cuts power, size for cellular systems
High-conductive thermoplastic mat'l advances 3D printing

Semiconductor industry to undergo a paradigm shift?
DIN rail power supplies for industrial apps support up to 96W
Tiny 4K imaging device to brighten up optoelectronics space
Didi gives Apple a lift: $1B buys ticket for ride-sharing
3.5A switching regulator targets automotive, industrial space

votes: ?

Add to Favorites

Quality and reliability report

Epoxy die attachment for GaAs flip-c...

Article Comments - Micro SMD Wafer Level Chip Scale Pac...

Username: Visitor(To avoid code verification, simply login or register with us. It is fast and free!)

Comments:??	*? You can enter [0] more charecters.
*Verify code:

Related Info

What is a wafer?
The base unit of chipmaking. A thin circular slice of a semiconducting material, such as pure silicon, on which an IC can be formed.

Micro SMD Wafer Level Chip Scale Package

Read the latest news, trends and analysis

By Type

By Department

By Technology

Learn design techniques

Share your viewpoint

Get support

Stay in touch with us

Partner with us