Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > FPGAs/PLDs

Using the NJ88C33 PLL synthesizer

Posted: 04 Dec 2002 ?? ?Print Version ?Bookmark and Share

Keywords:nj88c33? pll synthesis? bode plots? dead-band? hcmos logic?

This article encourages the manipulation of variables with phase-locked loop parameters in general.

View the PDF document for more information.

Article Comments - Using the NJ88C33 PLL synthesizer
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top