Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > FPGAs/PLDs

Benefits and advantages of SpeedLocking

Posted: 06 Dec 2002 ?? ?Print Version ?Bookmark and Share

Keywords:complex pld? programmable logic device? speedlocking? speedlocked timing model? cpld timing model?

This application note discusses the benefits and advantages of using the SpeedLocked timing model in CPLDs.

View the PDF document for more information.

Article Comments - Benefits and advantages of SpeedLock...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top