Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

ISSI serial EEPROMs feature cascadable address lines

Posted: 30 Dec 2002 ?? ?Print Version ?Bookmark and Share

Keywords:issi? integrated silicon solution? is24c128? eeprom? memory ic?

The IS24C128 128Kb, 2-wire serial EEPROM features noise suppression, low power consumption, and cascadable address lines to provide up to 512Kb of memory space.

Targeted at HDTVs, STBs, telecommunications, and other industrial applications, the IS24C128 operates up to 400kHz from a voltage supply of 2.5V to 5.5V. Byte-write, 64-byte page-write, random read, and sequential read can be used to optimize microprocessor efficiency during communications.

It also includes a full-array of write protection pin to protect memory contents, while Schmitt-trigger inputs provide noise suppression. Maximum active and standby current is 2mA and 5?A, respectively.

The device is available in commercial and industrial temperature ranges, and are packaged in TSSOP, DIP, and 150mil SOP versions.





Article Comments - ISSI serial EEPROMs feature cascadab...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top