Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Tharas signs ICON Design as distributor in India

Posted: 08 Jan 2003 ?? ?Print Version ?Bookmark and Share

Keywords:design verification solutions? Verilog simulation platform? software simulators? Hammer? debugger?

Tharas Systems Inc., a provider of hardware-assisted design verification solutions, has named ICON Design Automation Pvt. Ltd as its distributor in India.

Tharas Systems' Hammer provides a Verilog simulation platform that enables compile and run times while delivering debug features comparable to that of software simulators. Hammer compiles 10 Million RTL gate-equivalent in an hour. Its hardware architecture includes a proprietary backplane that delivers more than a 10Gbps bandwidth and minimizes run time degradation during debug.

"Companies in India have started designing complex multi-million gate chips and systems. Along with that comes the need to incorporate verification solutions," said Kala Kumar, managing director of ICON Design Automation.

Hammer works with existing RTL and gate-level verification environments. With that, designers are allowed to continue to use their verification software, including the Verilog HDL-based simulators from Synopsys Inc. and Cadence Design Systems Inc.





Article Comments - Tharas signs ICON Design as distribu...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top