Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Xilinx IP core supports PCI-X 2.0 Mode 1 spec

Posted: 05 Feb 2003 ?? ?Print Version ?Bookmark and Share

Keywords:xilinx? pci x ip core? pci x 2.0? virtex ii fpga? pci ip core?

Xilinx Inc. has announced that it is shipping a new IP core for use with its Virtex-II FPGAs supporting the PCI-X interface and operating at speeds up to 133MHz. The core supports PCI-X 2.0 Mode 1 specification, allowing to data to be moved on a local bus in excess of 1GBps.

The 133MHz core is a 64-bit, parallel interface that uses PCI-X technology to connect peripheral equipment to high-end servers and workstations. It also supports slower speed implementations of PCI-X architecture such as 100MHz and 66MHz, allowing designers to use the same core to support a variety of legacy bus speeds in a particular application.

In addition, the core also supports the conventional PCI standard running at 33MHz, allowing a single Virtex FPGA to host both conventional PCI and PCI-X designs from a single bitstream.

The PCI-X based 133MHz core for use with Virtex-II devices is available now and includes a 3.3V-compliant 64-bit PCI-X interface for up to 133MHz designs. The core is priced at $17,995 and can be configured and downloaded over the internet from the Xilinx IP Center at www.xilinx.com/ipcenter. The core will also be available for use with Xilinx Virtex-II Pro FPGAs in Q1 2003.





Article Comments - Xilinx IP core supports PCI-X 2.0 Mo...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top