Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

SiWorks ships high throughput cores

Posted: 11 Feb 2003 ?? ?Print Version ?Bookmark and Share

Keywords:siworks? parallel fft core? viterbi core? ip core? fft generator?

SiWorks Inc. has a released high throughput parallel FFT and Viterbi cores to address the growing demand of customers for high-speed signal processing cores for wired and wireless communication applications.

The company has completed the development of an FFT/IFFT generator which has the ability to produce N-point FFT/IFFT HDL code with 1 to P (P<N) samples being computed in parallel. A typical implementation that processes four samples in parallel runs at a 100MHz clock rate and processes a complete 1,024-point FFT in 2.5?s.

SiWorks has also extended the architecture of its Viterbi decoder, resulting to higher throughput and enabling the core to allow FPGA operation beyond 140MSa/s. This type of core is designed for customers who have throughput requirements >100MSa/s.





Article Comments - SiWorks ships high throughput cores
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top