Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Silterra standardizes on Mentor verification tool

Posted: 19 Feb 2003 ?? ?Print Version ?Bookmark and Share

Keywords:silterra? mentor graphics? calibre? cmos process? verification tool?

Semiconductor wafer foundry Silterra Malaysia Sdn. Bhd has selected Mentor Graphics Corp.'s physical verification and manufacturability tool suite, the Calibre product, as its internal standard for design rule checking, layout versus schematic, and optical and process correction functionalities.

The tool suite, which includes Calibre DRC and Calibre LVS, is expected to ensure that IC physical designs conform to manufacturing rules and match the intended functionality of the chip. Calibre rule files are available for all current CMOS process technologies, including 0.255m, 0.225m, and 0.185m, and will be the foundation of Silterra's upcoming 0.155m and 0.135m technologies.





Article Comments - Silterra standardizes on Mentor veri...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top