Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Synopsys technology enhances TI ASIC design flow

Posted: 27 Feb 2003 ?? ?Print Version ?Bookmark and Share

Keywords:texas instruments? synopsys? physical compiler? galaxy design platform? asic design flow?

Texas Instruments Inc.'s (TI) ASIC division has completed two multi-million gate designs using Synopsys Inc.'s Physical Compiler, a central component of Synopsys' Galaxy Design Platform. In addition, TI has now integrated Physical Compiler into its standard Pyramid ASIC design flow.

The Physical Compiler, a key component of Synopsys' Galaxy Design Platform, enables the design of high performance circuits on an accelerated timeframe. By unifying synthesis and placement, the Physical Compiler is designed to offer designers a faster path to timing closure.

"Working with Synopsys' Physical Compiler increased our productivity, improved performance and accelerated turnaround times for these high-end complex IC devices," said Steve Sutton, VP of TI ASIC Division. "The inclusion of Synopsys' Physical Compiler into our standard Pyramid ASIC methodology gives our customers a clear path to taking advantage of TI's advanced silicon processes."





Article Comments - Synopsys technology enhances TI ASIC...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top