Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Synopsys upgrades VCS and Vera

Posted: 03 Mar 2003 ?? ?Print Version ?Bookmark and Share

Keywords:synopsys? assertion based verification? verification tool? verilog simulator? vcs 7.0?

Improving its constrained-random verification methodology and assertion-based verification flow, Synopsys Inc. announced upgrades to its VCS 7.0 Verilog simulator and Vera testbench automation tool. Enhancements include a new constraints solver, a new coverage engine, and support for OpenVera Assertions.

The new constraints solver in Vera uses formal techniques and multiple engines that allow users to solve complex constraints. Synopsys claims that users can quickly get solutions for hundreds of simultaneous constraints, each with hundreds of random variables. This capability lets users simulate corner-case scenarios.

The new functional coverage engine claims to let engineers create more efficient tests, and eliminate redundancy from the verification environment. It supports coverage accumulation and grading from regression runs, and shares a common database format with VCS' built-in coverage engine.

The latest Vera 6.0 release is available now, as is VCS 7.0 with native support of OVA.

- Richard Goering

EE Times





Article Comments - Synopsys upgrades VCS and Vera
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top