Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Synopsys DFT tool receives core add-on

Posted: 06 Mar 2003 ?? ?Print Version ?Bookmark and Share

Keywords:synopsys? socbist? dft compiler? ip core design? synthesis tool?

Synopsys Inc. has announced an-add on, called SoCBIST, to its DFT Compiler for the creation and integration of IP cores that are optimized for test reuse.

In the Synopsys flow, engineers will use the DFT Compiler to automatically synthesize test reuse IP cores and create IEEE P1450.6 CTL test models for them. Next, they will use the TetraMAX ATPG tool to generate reusable test patterns for these cores with high fault coverage.

Finally, engineers will use Synopsys SoCBIST. The tool reads the CTL models of these cores and automatically integrates the cores into the overall SoC, reusing pre-supplied core test patterns referenced from the SoC-level pattern set.

In this way, DFT Compiler, TetraMAX ATPG, and SoCBIST work together to automate test reuse in IP core-based designs within the Synopsys implementation platform. Synopsys also announced that the ARM-Synopsys Reference Methodology now includes Synopsys' SoC test solution for use with ARM IP core-based design flows.

The ARM-Synopsys Reference Methodology provides standards-based core test flows to mutual customers.

SoCBIST is an add-on option to DFT Compiler, and is available with the March 2003 production release. Pricing for DFT Compiler SoCBIST begins at $175,000 US list for a one-year technology subscription license.

- Michael Santarini

EE Times

Article Comments - Synopsys DFT tool receives core add-...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top