Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > FPGAs/PLDs

9co timing signal generator fit SONET/SDH equipment

Posted: 11 Mar 2003 ?? ?Print Version ?Bookmark and Share

Keywords:9co? scs3015? timing signal generator? apa150? prosaic plus fpga?

9co has announced the availability of the SCS3015 Stratus 3/3E timing signal generator with BITS output for use in the timing design of SONET/SDH network elements such as routers and ATM switches.

Implemented using Actel Corp.'s Flash-based APA150 ProASIC Plus FPGA, the device leverages Actel's security features and exhibits five times lower jitter performance than competing products, enabling reliable application designs in high downstream frequency designs.

The SCS3015 device is fully compliant with Telcordia GR-1244-Core, GR-253-Core, and ITU-T-G813 standards, and features hit-less reference switching. It accepts two reference inputs and provides four synchronized outputs - one with user selectable frequency, one at 8KHz, one multi-frame sync at 2KHz, and a BITS clock at 1.544MHz or 2.048MHz.

Control is via simple direct hardware I/O. The device support synchronized, holdover, and free run modes, and may be run in master/slave pairs for high reliability.

Article Comments - 9co timing signal generator fit SONE...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top