TSDR0403G SERDES Macro V1 Error-Free Performance in a Backplane Environment at 3.125Gbps with PRBS 2^7-1 Data

This document describes measurements that were made on a TSDR0403G V1 test chip to illustrate the eye opening after driving a backplane path configuration.

View the PDF document for more information.