Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Virtutech simulator capable of up to 500 MIPS

Posted: 25 Apr 2003 ?? ?Print Version ?Bookmark and Share

Keywords:virtutech ab? simics 2.0? instruction set simulator? system level simulator?

Virtutech AB previewed at the 2003 Embedded Systems Conference the Simics 2.0 system-level instruction set simulator, which is capable of simulating more than 500 MIPS when running on a 900MHz SPARC workstation.

Aside from the 500 MIPS simulator core, the platform also offers SystemC connectivity and eases the development of complex embedded systems by testing a hardware design in a realistic environment, as well as reducing the time-to-market by parallelizing hardware and software development.

Simics is capable of booting and running unmodified OSs and workloads for a variety of high-end computer architectures. It models various processor types and associated peripheral devices including systems based on Alpha, ARM, Itanium, MIPS, PowerPC, SPARC, x86, and x86-64 Hammer architectures.





Article Comments - Virtutech simulator capable of up to...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top