Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

Consortium vows to simplify IP reuse in SoCs

Posted: 27 May 2003 ?? ?Print Version ?Bookmark and Share

Keywords:eda? silicon? ip blocks? design automation conference? soc designs?

A group of EDA, silicon intellectual property (IP) and semiconductor vendors will announce the formation of a consortium at the 40th Design Automation Conference (DAC) that will work to facilitate the integration of IP blocks into SoC designs, according to EE Times. The consortium is believed to be working on ways to define "metadata" that goes beyond simple I/O information for IP blocks.

Consortium members include ARM, Beach Solutions, Cadence Design Systems, Mentor Graphics, Royal Philips Electronics, STMicroelectronics, and Synopsys.

While consortium members declined to comment, sources suggested that the consortium will seek to define a standard way to convey important information about IP blocks, such as clocks, signals, and test strategies. Such information, considered important by IP developers and integrators, is sometimes unavailable, and is not presented in any consistent way.

The consortium's work may also allow users to track the IP in their designs, know when and how it was modified, and what tools were used to create or modify it, observers said.

A preview of the consortium's work may have appeared at the Design Automation and Test in Europe (DATE) conference in Munich, Germany, when Beach Solutions Ltd, a provider of tools for IP packaging and integration, announced a joint effort with Cadence Design Systems Inc. to deploy a schema technology based on the XML database format. The schema describes parameters and their associations with common design and verification data required for SoC designs.

At the time, Beach announced that it had developed a schema that allows IP blocks to be developed and maintained independently from SoC target implementations. "Beach and Cadence are already working with strategic customers and other parties on an advanced schema definition with a formal release expected in the second half of the year," Beach said in a statement released in March.

Oddly enough, the new consortium is working apart from the Virtual Socket Interface Alliance, an industry group that is working on IP reuse standards and practices. Larry Cooke, VP of business development for the VSI Alliance, said he thought the consortium would fit well with the "adoption groups" that the alliance is developing.

"I think a consortium like this is indicative that there are problems in this industry that need to be solved," Cooke said. "We're pleased that key members of the industry are stepping up. We have been talking to them."

- Richard Goering

EE Times

Article Comments - Consortium vows to simplify IP reuse...
*? You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top