Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

LSI PHY core offers 12.8GBps bandwidth

Posted: 30 May 2003 ?? ?Print Version ?Bookmark and Share

Keywords:lsi logic? hypertransport? physical interface core? phy? gflx?

LSI Logic Corp. has released HyperTransport physical interface (PHY) core that offers an aggregate bandwidth of 12.8GBps. It is available for ASIC customers as part of the company's Gflx 0.11?m process technology CoreWare library and is suitable for use with the company's RapidChip platform ASIC products.

The product features data rate scalable from 400Mbps to 1.6Gbps, and high-speed HyperTransport LVDS I/Os. It supports 2-, 4-, 8-, 16-, 32-bit link in each direction, as well as wire-bond and flip chip packages.

The PHY core is compliant with the HyperTransport Technology PHY Interface Specification v1.01 and the HyperTransport I/O Link Protocol Specification v1.03.





Article Comments - LSI PHY core offers 12.8GBps bandwid...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top