Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

TSMC latest reference flow adopts Cadence platform

Posted: 04 Jun 2003 ?? ?Print Version ?Bookmark and Share

Keywords:tsmc? cadence design? ic design?

Taiwan Semiconductor Mfg Co. Ltd (TSMC) has selected Cadence Design Systems Inc.'s Encounter digital IC design platform as an integral part of TSMC's latest Reference Flow 4.0, which is now available to TSMC customers through TSMC online, the company's web-based eFoundry resource center.

This move is part of the companies' on-going collaborative efforts to optimize the silicon design chain for mutual customers by addressing difficult nanometer design challenges, such as full-chip signal integrity closure. It builds upon the agreement announced earlier this year, whereby Cadence became the first full-line supplier of TSMC libraries integrated with complete design solutions from Cadence.

TSMC's Reference Flow 4.0 now incorporates the Encounter platform from hierarchical silicon virtual prototyping to physical implementation. The flow also incorporates Cadence I/O placement optimization and RDL routing solutions that help ensure silicon/package optimization.





Article Comments - TSMC latest reference flow adopts Ca...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top