Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
?
EE Times-Asia > EDA/IP
?
?
EDA/IP??

Matsushita unit uses Tharas system for IC verification

Posted: 05 Jun 2003 ?? ?Print Version ?Bookmark and Share

Keywords:matsushita? panasonic? tharas systems? hammer? verification?

Panasonic System Solutions Co., a division of Matsushita Electric Ind. Co. Ltd, has adopted Tharas Systems Inc.'s Hammer to enhance its functional verification flow. Tharas' Hammer provides Verilog, VHDL, and mixed language accelerated simulations.

Hammer's hardware architecture is based on the custom processor technology and a proprietary backplane that delivers more than 10Gbps bandwidth, minimizing run time degradation during debug. Hammer also provides 100 percent source-level visibility without having to reconstruct signals.





Article Comments - Matsushita unit uses Tharas system f...
Comments:??
*? You can enter [0] more charecters.
*Verify code:
?
?
Webinars

Seminars

Visit Asia Webinars to learn about the latest in technology and get practical design tips.

?
?
Back to Top